Verification Resources

Sort by

Synopsys Suggests

10X Higher Productivity with VCS Dynamic Test Loading

This whitepaper explores DTL and how it can significantly improve TAT. - June 2020

A Fully Reusable Register Memory Access Solution Using VMM RAL

Register structure and memory modeling is a very complex task of any verification methodology. - Paul Lungu, Bo Zhu, Synopsys - April, 2008

A Gentle Introduction to Formal Verification

Jun 19, 2019 - The intention of this webinar is to address any concerns and convince the audience that if you're a Designer or a DV engineer, Formal Verification is your new best friend.

A New Co-Simulation Approach for Tolerance Analysis on Vehicle Propulsion ...

An increasing demand for reducing cost and time effort of the design process via improved CAE (Computer-Aided Engineer) tools and methods has characterized the automotive industry over the past two...

A Step-by-Step Approach to Formal Signoff

Apr 29, 2020 - In this webinar, we will discuss these new formal signoff metrics and how VC Formal enables users to achieve verification completeness.

A UFS Verification Closure Flow Using the Synopsys Verification Continuum ...

This white paper describes the use of the industry-leading Synopsys Verification Continuum™ Platform solution and shows how it can be used to verify a real-world design. - December 2019

A View from the Top: A System-Level Blog

This blog is dedicated to system-level design and embedded software - Achim Nohl

Acacia Communications Reduces Simulation Regression Turnaround Time by 2X ...

May 18, 2017 - Acacia Communications has successfully deployed Synopsys VCS Fine-Grained Parallelism (FGP) technology in production, to reduce regression turnaround time (TAT) by 2X.

Accelerate Low Power Static Verification with New Technologies in Synopsys VC...

Jan 22, 2019 - This webinar introduces three techniques in Synopsys VC LP to tackle design verification for low power designs.

Accelerate SSD Software Development And System Validation

Feb 28, 2019 - Start development early on the complex firmware required by next generation SSDs.