Verification Resources

Sort by

Synopsys Suggests

Top Next-Gen PCIe Verification Challenges: Equalization, RX Margining, and ...

Feb 1, 2018 - This webinar will give a brief overview of the latest PCIe specifications and address the top verification issues encountered by early adopters. We will analyze how best to overcome ...

Fast-track SoC Verification - Reduce time-to-first-test from weeks to hours ...

Jan 31, 2018 - Learn how to reduce the time-to-first-test from weeks to hours by automating the process of testbench generation with Synopsys VC AutoTestbench.

How Good is Your Next Android SoC? Predict Performance and Power Using Task ...

Get a 30 second preview of a webinar where we review how application workload models, called task graphs, enable designers of Android based systems to capture the processing and communication ...

DVCon U.S. 2018

DVCon U.S. 2018

VC Verification IP for AMBA AXI

Synopsys VC Verification IP for Arm® AMBA® AXI™ provides a comprehensive set of protocol, methodology, verification and productivity features, users are able to achieve rapid verification ...

VC Verification IP for AMBA ACE

Synopsys VC Verification IP for Arm® AMBA® ACE™ provides a comprehensive set of protocol, methodology, verification, and productivity features, enabling users to achieve accelerated verification ...

VC Verification IP for AMBA CHI

Synopsys VC Verification IP for Arm® AMBA® CHI provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve accelerated verification ...

Shift Left with Static & Formal Verification: Catching Bugs Early for RTL ...

Dec 6, 2017 - Learn how SpyGlass® Lint Turbo, VC Formal™ Auto Extracted Properties (AEP) and Formal Coverage Analyzer (FCA) Apps identify RTL issues at their source, pinpoints coding and ...

Dealing with Inconclusive Formal Proofs

Dec 1, 2017 – This webinar explores practical ways of dealing with inconclusive formal proofs when using VC Formal, including the use of complexity analysis and bounded reachability analysis, ...

VC Formal Features for Faster Convergence

Ravindra Aneja, Senior Staff Program Manager at Synopsys, demonstrates some of VC Formal’s key features that enable faster convergence and help with Formal signoff.