Verification Resources

Sort by

Synopsys Suggests

System-level Power and Performance Optimization of AI SoC Architectures

Jul 22, 2020 - In this webinar we will discuss the available tools, models, and IP to accelerate the early analysis and optimization of AI SoC architectures.

VHDL-2008 Features & Benefits

July 15, 2020 - Learn some of the many useful new features that were introduced with VHDL 2008, particularly focusing on the features that can be used by the most popular VHDL simulation and ...

RISC-V Formal Verification for ISA Compliance

July 7, 2020 - In this webinar, we will present a solution powered by a unique combination of Synopsys VC Formal apps and Axiomise’s RISC-V ISA formal solution enabling fast corner-case bug ...

Shift Left Verification with Comprehensive Lint Signoff

This white paper focuses on advanced linting and how companies can implement shift left verification to catch design issues early using VC SpyGlass Lint capabilities.

Introduction to Coverage Convergence Flow Using VC Formal – Formal Coverage ...

June 30, 2020 - In this webinar, we will introduce coverage convergence flow with FCA and share the types of problems it can efficiently resolve.

Using the Virtual Prototype of the S32G Safe and Secure Vehicle Network ...

June 30, 2020 - This webinar explores the collaborative development between NXP and Synopsys and how NXP was able to bring up most of its S32G device software within two weeks after first silicon ...

Synopsys and Arm Extend Strategic Partnership to Deliver Superior Full-Flow ...

Jun 29, 2020 - Multi-year Agreement Accelerates Design and Verification of Arm-based SoCs

Synopsys Awarded DARPA Contract for Automatic Implementation of Secure ...

Jun 25, 2020 - Advances SoC Design by Integrating Scalable Hardware Security Mechanisms Leveraging Academic and Commercial Partner Expertise, and Synopsys’ Industry-Leading EDA Platforms and IP

Eliminate Silicon Respins with Netlist CDC Verification

Clock domain crossing (CDC) verification has been an integral part of modern chip design flow for quite sometime. Traditionally CDC verification has been done during the RTL stage. However, for ...

Synopsys Collaboration with Samsung Foundry Enables Rollout of Samsung SAFE ...

Jun 17, 2020 - Cloud-scalable Synopsys Fusion Design, Custom Design, and Verification Continuum products available through the platform