Verification Resources

Sort by

Synopsys Suggests

DVCon US 2019 Verification Lunch Panel

Feb 28, 2019 - Industry experts from Arm and NXP share their viewpoints on what is driving SoC complexity, how their teams have achieved success, how you can apply their insights on your next ...

HAPS-80 Desktop Prototyping Solution Chalk Talk

Aug 16, 2018 - HAPS 80D from Synopsys delivers a complete hardware and software prototyping solution right to your desk. In this episode of Chalk Talk, EE Journal chats with Synopsys about the ...

SNUG 2018 Verification Lunch Panel: SoC Leaders Verify with Synopsys

Johannes Stahl speaks about the ongoing collaborations between Synopsys and leading SoC companies. David Bural (Texas Instruments) addresses unique verification challenges of embedded processors ...

DVCon 2018 Verification Lunch Panel

Feb 27, 2018 - Synopsys hosted a verification panel at DVCon 2018 that included presentations from Qualcomm and Broadcom as well as an update on the next wave of verification innovation in ...

SNUG 2017 Verification Lunch Panel: SoC Leaders Verify with Synopsys

On March 22, 2017 Synopsys hosted a luncheon event at the annual Synopsys Users Group (SNUG) event in Santa Clara, CA. At this event, Tom Borgstrom spoke about the ongoing collaborations between ...

Synopsys HAPS Prototyping System Handling

Learn about best practices for handling HAPS FPGA-based prototyping systems, including electro-static discharge (ESD), daughterboard insertion and removal and a proper work environment. - Synopsys,...

Safe Unpacking and Packing of Synopsys HAPS Prototyping Systems

Rajkumar Methuku, Staff CAE, demonstrates proper unpacking and packing of Synopsys HAPS systems, including setup of a proper ESD safe work area. - Rajkumar Methuku, Staff Corporate Applications ...

Introducing Synopsys HAPS-80

Learn about Synopsys’ newest FPGA-based prototyping solution, the HAPS-80 Series. HAPS-80 delivers up to 100 MHz system performance and reduces time to first prototype to less than two weeks. - ...

Speed IP Bring-up and SoC Validation with HAPS-DX

Neil Songcuan, Sr. Product Marketing Manager, introduces the newest member of the HAPS family, HAPS Developer Express (HAPS-DX) and its features to speed IP bring-up and SoC validation - Neil ...

Peraso Success with DesignWare USB 3.0 IP and HAPS FPGA-Based Prototyping ...

At the Intel Development Forum 2013, Brad Lynch, Peraso, and Eric Huang, Synopsys, discussed Peraso’s use of DesignWare USB 3.0 IP and the HAPS FPGA-Based Prototyping Solution for their product ...