Verification Resources

Sort by

Synopsys Suggests

Efficient Low Power Verification and Debug Methodology Using Power Aware ...

Dec 5, 2018 - This webinar will share a methodology for efficient low power verification and debug enabling “shift-left” and ensuring that subtle bugs do not escape to silicon.

Bottlenecks Be Gone - Automated Performance Verification with Synopsys VC VIP...

Feb 21, 2018 - This webinar will outline an automated flow to perform end-to-end performance verification using Synopsys VC VIP AutoPerformance, Verdi Performance Analyzer and Verdi Protocol ...

Shift Left with Static & Formal Verification: Catching Bugs Early for RTL ...

Dec 6, 2017 - Learn how SpyGlass® Lint Turbo, VC Formal™ Auto Extracted Properties (AEP) and Formal Coverage Analyzer (FCA) Apps identify RTL issues at their source, pinpoints coding and ...

Accelerated Power Analysis and Verification with Synopsys Verdi Technologies

Nov 8, 2016 - Discover how native integrations of Verdi design debug technologies with Synopsys’ power analysis and verification solutions help catch power-related bugs earlier and faster.

Formal Debug: Achieving Faster Root Cause Analysis of Formal Results with VC ...

Sep 14, 2016 - This webinar will give a practical guide to various debug techniques for analyzing formal verification results that will enable verification teams to get the most out of integrating ...

Thinking ‘Outside the Waveform’ – Boosting Design Debug Productivity with Verdi

Sep 13, 2016 - In this Synopsys webinar, we will show how you can cut your debug time in half with innovative Verdi design debug techniques.

Catch Low-power Simulation Bugs Earlier and Faster with Verdi Power-Aware Debug

Aug 31, 2016 - Learn how Verdi Power-Aware Debug greatly simplifies low-power debug and identifies potential design-killing bugs earlier and faster, with a unified and comprehensive view of the ...

Time-travel in a SystemVerilog/UVM World--Interactive Testbench Debug Unleashed!

Jul 20, 2016 - Learn how interactive debug is ushering in a new era in testbench debug.