Verification Resources

Sort by

Synopsys Suggests

AMS SIG India 2019

Feb 6, 2019 - At this live Analog Mixed-Signal (AMS) SIG event in India, distinguished speakers from leading companies will share their insights about using Synopsys' custom design and AMS ...

HSPICE SIG 2019

Jan 30, 2019 - This event is for all HSPICE and FineSim SPICE users and design engineers who want to stay connected with the latest developments in the field of circuit simulation. The evening ...

Synopsys FineSim SPICE Cuts Analog Simulation Time by 3X

Oct 23, 2018 - Latest Release Accelerates Verification of Large, Advanced-node Post-layout Analog Designs

Unexpected Help for Simulation from Machine Learning

Feb 13, 2018 - Machine learning model enabling significant circuit simulation runtime irmprovement.

HSPICE SIG 2018 Video

Jan 31, 2018 - Synopsys hosted an HSPICE SIG 2018 event where experts from industry-leading companies shared their experiences using HSPICE for some of their toughest designs, and participated in a...

Accelerating Design Robustness Verification Using CustomSim Monte Carlo

Oct 11, 2017 - Learn how CustomSim performs advanced Monte Carlo analysis using key features such as multiple sampling schemes, scope control using .variation block, Monte Carlo within ...

DAC 2017 Circuit Simulation Luncheon Videolog

Jun 19, 2017 - DAC attendees heard users from ARM, Infineon, SK Hynix and Synopsys' IP group share their perspectives on the growing verification challenges at advanced nodes and discuss how they ...

Synopsys Accelerates Robust AMS Design for Automotive ICs

May 04, 2017 - Delivers Higher Performance and Comprehensive Variation Analysis for Robust AMS Design

Synopsys’ IC Compiler II Certified for TSMC’s 12-nm Process Technology

Mar 15, 2017 - Synopsys’ Digital, Signoff, Custom Implementation and AMS Tools Ready for Early 12-nm Production Designs

HSPICE SIG 2017

Feb 2, 2017 - Synopsys hosted an HSPCIE SIG 2017 event where several industry leaders shared their experiences on transistor-, block-, and package-level design.