Verification Resources

Sort by

Synopsys Suggests

Extending Digital Verification Techniques for Mixed-Signal SoCs with VCS AMS

The VCS AMS mixed-signal verification solution extends proven digital verification techniques to mixed-signal designs to deliver high-quality verification coverage of complex mixed-signal SoCs. - ...

Verifying Cache Coherency Protocols with Verification IP

The use of on-chip cache memory helps design teams optimize multicore designs for both power and performance. Synopsys' SystemVerilog-based VIP suite and Reference Verification Platform provides ...

Ten Things You Should Know About Verification IP

This fact sheet discusses how to select verification IP (VIP) to maximize your productivity. So, you have chosen to look a little deeper into the benefits of commercial VIP. This is the first step ...

Solving the ASIC Prototype Partition Problem with Synopsys ProtoCompiler

When developing a multi-FPGA prototype of an ASIC or SOC, you have many decisions to make: how to distribute clocks; where to put the daughter boards with real-world interfaces; which modules ...

Advanced Power and Performance Optimization for Multicore SoCs

The Multicore Optimization (MCO) technology in Synopsys Platform Architect provides an environment for early exploration and optimization of complex Multicore SoC (MP-SoC) platforms. It allows ...

Rethinking SoC Verification

The industry is at an inflection point that calls for new, integrated verification solutions that will offer a fundamental shift forward in productivity, performance, capacity and functionality. ...

Synopsys’ HAPS System Speeds Proof-of-Concept Prototypes

The purpose of the PoC is to demonstrate that an algorithm, piece of intellectual property (IP), or system produce the correct results according to a target specification. In the Mil-Aero market, ...

Virtual Hardware "In-the-Loop": Earlier Testing for Automotive Applications ...

This whitepaper is the first one in a series of publications that will describe the concept of virtual hardware "in-the-loop" (vHIL). The goal of vHIL is to frontload the testing process by ...

Using Virtual Prototypes to Address the Growing Software Complexity in ...

This white paper explores how using virtual prototypes to model microcontrollers and electronic control units provide multiple benefits across the automotive supply chain. These include but are not...

Link Adaptation in LTE/LTE-Advanced

This article discusses link adaptation and channel-state information reporting in LTE/LTE-Advanced systems and uses an implementation of LTE Downlink using Synopsys SPW to demonstrate the features ...