Verification Resources

Sort by

Synopsys Suggests

How Synopsys and Rohde & Schwarz Are Accelerating LTE Designs

This video gives a quick overview of the new collaboration between Rohde & Schwarz and Synopsys. This joint effort verifies Synopsys' LTE reference libraries against Rohde & Schwarz' test and ...

Thought you had verified your SoC? You probably only did half...

Jan 5, 2016 - Why do I say this? The major objective of SoC functional verification is to ensure that the design is performing its intended function correctly. This is usually done in simulation by...

FPGA-based prototyping 2: Understand the real cost

Sep 28, 2015 - Part two of our series on FPGA-based prototyping looks at two critical factors to address before a project begins: budgeting and high-level implementation.

Using end-to-end prototyping to reduce the impact of rising software content ...

Jan 20, 2016 - A look at using end-to-end prototyping to ease architecture development, hardware/software integration, and system validation in SoC designs.

Reachable or reached, covered or coverable – is it just semantics?

Jan 19, 2016 - RTL code coverage is used to measure the progress of SoC functional verification for simulation, formal property verification (FPV) and other formal techniques, but have you ever ...

Using Ethernet in Automotive Networks

Jul 9, 2014 - Will Ethernet become the dominant interconnect for automotive applications? A look at the market trends and standards, and how to use Ethernet IP and virtual-prototyping solutions in ...

Rohde & Schwarz LTE Forum Recap

See the highlights from the LTE showing who attended and what the hot topics were for the LTE community. (Length: 5 mins)

Featured Algorithm Video: Introduction to SPW and the LTE/LTE-A Library

This video provides an insight into the overall structure of the LTE / LTE-A Library, its appearance within the SPW block-diagram based design canvas and its modular structure which allows easy ...

TSMC and Synopsys: 10nm Physical Verification Enablement for IC Validator

Mar 02, 2016 - Learn about TSMC’s 10nm design enablement readiness & the tooling supported in their physical design flow; Synopsys will cover new technologies addressing the challenges of 10nm ...

Catching the Uncatchable Bugs with SpyGlass CDC: Comprehensive, Practical, ...

Jan 26, 2016 - In this webinar, we will discuss how the SpyGlass CDC solution enables comprehensive clock and reset domain crossing (CDC/RDC) verification for more than a billion gates, helping ...