Verification Resources

Sort by

Synopsys Suggests

UPF 3.0 Moves Toward Ratification

Apr 9, 2015 - Additions include system-level power analysis and modeling, component-level modeling, improvements for transition states, better hierarchy.

Architecturally Optimizing Memory Bandwidth

Mar 27, 2015 - Optimizing from an architectural perspective is the best bet due to impacts on system performance and power.

First Time Success And Cost Control

Feb 26, 2015 - Experts at the table, part 1: Panelists discuss the impact that IoT will have on tools and methodologies and the role of system-level tools.

ASIC Prototypes Take the Express Lane for Faster System Validation

Feb 12, 2015 - Demand for earlier availability of ASIC prototypes during a SoC design project is increasing because of the effort and cost to develop software drivers, firmware, and applications. ...

Who Pays for EDA Shift Left?

Feb 12, 2015 - The industry is changing and more information is flying around at an ever-faster pace. It is intended to reduce costs for semiconductor companies, but who is footing the bill?

With Responsibility Comes Power

Feb 12, 2015 - Who is responsible for ensuring a chip is within its power budget and are they being given the tools to do the job?

Automotive System Design Challenges

Jan 29, 2015 - As the automotive OEM pulls design and subsystem integration in-house, EDA may have an important role to play given its strengths in simulation and modeling technologies and the ...

A Few Questions on… FPGA-based Prototyping Software Tools

Jan 27, 2015 - Did we say "a few"? Who's counting? We just know the topic range here spans everything from what designers ready to work on PCIe 4.0 projects should know to SoCs and design ...

Designing for Automotive

Jan 15, 2015 - As the electronic content inside of cars continues to rise, so do the concerns about how reliable those components will be.